In order to determine appropriate cooling solutions for 3D chip stacks in various cases, it is important to have a better understanding of the total thermal resistance of a 3D chip stack. For this purpose, precise thermal resistance measurements and modeling of each component of a 3D chip stack are important. The thermal resistance of interconnection is considered to be one of the thermal resistance bottlenecks of a 3D chip stack. In this study, a steady-state thermal resistance measurement method is employed for the thermal resistance measurement of interconnection. The thermal resistance of the 200 μ m pitch C4's (Pb97Sn3) jointed samples are measured and the thermal conductivity of C4's is derived to be 18 -24 W/mK. With regard to the thermal resistance of a silicon substrate, the thermal resistance of a silicon substrate with various interconnection pitches and diameters has already been modeled by considering the concentrated heat flow to interconnection, as presented in ICEP 2008.
Introduction
Three-dimensional integrated circuits (ICs) are receiving increased attention for system performance enhancements without relying on further device scaling. However, because of the limited contact area and the higher circuit densities, the cooling of 3D ICs is challenging. We need better understanding of the total thermal resistance of 3D ICs, so that we can decide on appropriate cooling solutions for 3D ICs in various applications. For this purpose, we need precise thermal resistance measurements and modeling for each component of a 3D IC.
Extensive modeling studies have been carried out to investigate the thermal characteristics of 3D chip stacks.
For example, Chiang et al. [1] calculated the power consumption of 3D ICs by incorporating active layers and interconnect joule heating. Other than the study by Chiang et al, Im et al. [2] studied the temperature rise of 3D ICs in two bonding cases, and Puttaswamy et al. [3, 4] further proposed a thermal management solution based on architectural level optimization, and Das et al. [5] investigated the temperature of a stacked FFT (Fast Fourier Transform) datapath with various numbers of stacks. Hua et al. [6] also performed thermal modeling of 3D ICs in greater detail. Chiang et al. [7] [8] [9] and Gplen et al. [10] and Yu et al. [11] studied the effect of thermal-vias.
In contrast to wide-range modeling studies, experimental studies are quite lacking. In particular, there are very few experimental studies on the thermal resistance of the interconnections, even though the interconnections are regarded as one of the thermal resistance bottlenecks of a 3D chip stack. As Gurrum et al. [14] pointed out, the interconnections between chips and printed circuit boards (PCB) are key to the thermal resistance of a conventional 2D chip-to-board configuration, so in a 3D chip stack, the interconnections between stacked chips should also be considered in a similar way as an important factor in the thermal resistance of a 3D chip stack. Yamaji et al. [12] measured the contact thermal resistance between underfill and a chip with laser flash method. Based on their measurement results, they performed a numerical analysis of the total thermal resistance of a 3D chip stack. However, they found it difficult to measure the thermal resistance of the interconnections with the laser-flash method and they pointed out that a careful attention was necessary to achieve a uniform temperature distribution in the sample when using the laser-flash method on heterogeneous specimen, such as stacked chips with interconnections. Sweet et al. [13] measured the
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Transactions of The Japan Institute of Electronics Packaging Vol. 2, No. 1, 2009 thermal resistance of 3D multi-chip modules by embedding polysilicon heaters and diode thermometers. They also did modeling with the finite element method and compared the measured results with the modeled values. However, the differences between the measured results and the modeled ones were simply attributed to the thermal resistance of the interconnections and the causes were left unclear.
This study primarily aims to experimentally obtain the thermal resistance of the interconnections. The thermal resistance measurement results of copper-tin (CuSn) interconnection has been shown in the previous ICEP, [15] and in this paper, we discuss the thermal resistance of C4, which is one of major interconnections for high-end applications. The term "C4" is an abbreviation for "Controlled Collapse Chip Connection" and refers to Pb97Sn3 (a mixture of 97% (by weight) lead (Pb) and 3% tin (Sn)). Secondarily, based on the modeled thermal resistance of a silicon with various interconnection pitches and diameters, [15] the thermal resistance reduction by underfill in various interconnection pitches and diameters is studied.
In this paper, the term "interconnections" refers to joinings (for example, interconnections between two silicon substrates).
Measurement Method

Measurement tool
Our previous steady-state thermal resistance measurement method appears in the reference, [15] however there are some new modifications are performed since then, so it is explained here. 
Derivation of the thermal resistance of liquid metal TIM
The thermal resistance of a sample is derived with Terada et al. [17] and Jacobsson et al., [18] and they reported that the thermal conductivities of intermetallic compounds depend on whether they are in an ordered crystal phase or in a disordered phase. They noted that the thermal conductivities in the ordered crystal phase are higher than those in the disordered phase. The phases of the intermetallic compounds of C4 in this study are not yet investigated, which are subjects of our future study.
Effect of underfill
In most cases of 3D chip stacks, underfill is supposed to be used for the improvement of mechanical reliability.
Underfill is also expected to reduce the thermal resistance of 3D chip stacks, and its effect is examined by modeling.
In the previous ICEP, [15] Modeled total thermal resistance (10 -6 m 2 K/W) (air (Fig.6(A) Modeled total thermal resistance (10 -6 m 2 K/W) (underfill (Fig.6(B) Figure 7 is two-dimensional model and BEOL is incorporated, and Figure 6 ( Table 1) is three-dimensional model), the derived thermal resistance reduction by underfill does not change significantly. It is estimated that in the 10 μm pitch (5 μm diameter ) C4 interconnection, underfill with the thermal conductivity of 0.4 W/mK contributes to reduce the thermal resistance around 4.5 to 6.3%.
Further, the thermal resistance reduction by underfill, when the interconnection area ratio is 0.5, is calculated in the same method of Figure 7 , and it is below 1%. It indicates that when the interconnection area ratio is high such as 0.5, the thermal resistance reduction by underfill is very small.
Conclusions
We experimentally obtained the thermal conductivity of 
